



FIG. 3A








FIG 4




FIG. 5




FIG. 6 402 FRST CALCU-TIMDY ALCU-SECONDICALCIL REGISTERS LATOR 401c 401a 401b 32 405 411 L3 29 **\$29** 29 . 3 UPPER PC LOWER PC LOWER PC CALCULATOR INC <sup>\</sup>403 412 29 carry .29 32 3 421 29 420 PC RELATIVE VALUE SELECTOR IMMEDIATE SELECTOR OPERAND 423 DATA BUFFER OPERAND ADDRESS BUFFER SECOND INSTRUCTION DECODER FIRST INSTRUCTION DECODER THIRD INSTRUCTION DECODER 410 PREFETCH UPPER COUNTER +1 409c 409ь 406 21 21 21 PREFETCH LOWER COUNTER DATA MEMORY FIRST SECOND THURD UNIT UNIT UNIT 29 ,3 413 INSTRUCTION MEMORY INSTRUCTION PACKET 64 407 408 INSTRUCTION BUFFER

FIG. 7


IN-PACKET ADDRESS BEFORE UPDATING INCREMENT	3,9000	3'b010	3'5100
1	3'5010	3'b100	3'b000 (CARRY 1)
2	3'b100	3'b000 (CARRY 1)	3'b010 (CARRY 1)
3	3'b000 (CARRY 1)	3'b010 (CARRY 1)	3'b100 (CARRY 1)
4	3'b010 (CARRY 1)	3'b100 (CARRY 1)	3'b000 (CARRY 2)


## FIG. 8A

LOWER 3 BITS OF ADDRESS LOWER 3 VALUE BITS OF PC RELATIVE VALUE	3'5000	3'b010	3'b100
3'b000	3'6000	3'b010	3'b100
3'b010	3'b010	3'b100	3'6000
3'b100	3'b100	3'b000 (CARRY 1)	(CARRY 1) 3'b010 (CARRY 1)

FIG. 8B

	LOWER 3 BITS OF ADDRESS VALUE(TO BE SUBTRACTED)			
LOWER	3 BITS			
OF ADI VALUE SUBTR	RESS (BEFORE ACTION)	3'ь00	0ь010	0ь100
į	3'b000	3'b000	3'b100	3'b010
;	•		(CARRY 1)	(CARRY 1)
:	3'b010	3'6010	3'b000	3'b100
	211.1.00			(CARRY 1)
	3'b100	3'b100	3'b010	3'b000
1				





L1:	mov r2, r1 jsr f add r0, r4 and r1, r3 mov L2, r2 ld (r2), r0 bra L1		· 1000 · 1001 · 1002 · 1003 · 1004 · 1005 · 1006
	bra L1		1005
	add r2, r3		1007
• • •			
L2:	•••	•	· 1008
		1	

FIG. 12


32'h00000800	L1: mov r2, r1	1000
32'h00000802	jsr f	1001
32'h00000804	add r0, r4	· · 1002
32'h00000808	and r1, r3	· · 1003
32'h0000080a	mov L2, r2	· · 1004
32'h00000810	ld (r2), r0	• • 1005
32'h00000812	bra L1	· · 1006
32'h00000814	add r2, r3	· · 1007
	•••	100,
32'h12345678	L2:	• • 1008
		1000

INSTRUCTION	RESOLVING VALUE	
mov L2, r2	ADDRESS	32'h12345678
bra L1	PC RELATIVE VALUE	32h00000800-32h00000812

```
L1: mov r2, r1 || jsr f || add r0, r4 | · · 1300 |
and r1, r3 || mov L2, r2 || (mov L2, r2) | · · 1301 |
ld (r2), r0 || bra L1 || add r2, r3 | · · 1302 |
...

L2: · · 1303
```

FIG. 15







FIG. 17

	1400	1404	1407	1401	. 1411	1111
	add r0, r4 ···1403		add r2, r3 ···1410			
	jsr f1402	mov L2, r2 ···1406	ld (r2), r0 ···1408   bra L1 ···1409			
ı	1: mov r2, r1 ··· 1401   jsr f	and rl, r3 ···1405	ld (r2), r0 ···1408	•	2:	
	29/h000000000   L1:	29'h00000001	29'h000000002	•	29'h02468acf   L.	

INSTRUCTION	RESOLVING VALUE	
bra L1	PC RELATIVE VALUE	32'h00000000-32'h00000012

FIG. 19

UNUSED BIT AREA	$1 \cdot \cdot 1600$	• • 1604	1607		0 · · · 1611
UI	1602 0:0; add r0, r4 1603 0	0 905	ld (r2), r01608 1;0;bra 13'h1fec1609 0;0; add r2, r31610 0		0
neres e sono	1602	and r1, r31605 11 1, mov L2, r21606	3.h1fec···1609		
BIT FORMAT INFORMATION	1 1 0 jsr f	5 1: 1 mov I	8 1 0 bra 1		
1	2, r1 …160	, r3 ···160	, r0 ···160		*
MATION	l: mov r	and r1	ld (r2)	•	2:
EXECUTION INFOR	T:0:00	0.0	0.03	•	1.2:
PARALLEL EXECUTION BOUNDARY INFORMATION	29'h00000000 0'0'L1: mov r2, r1 ···1601 1'0'jsr f	29'h00000001 0:0	29'h000000002 0 0		29'h02468acf






FIG. 2

		1700
		•
		•
		nop 1703 0
		20
1	5	<b>5</b>
	.00	3
		100 TOTAL 100
	ç	4
	ב	717
ŀ	;; ;;	2
ŀ		2
	··· 1701 In: 0	
	٠	I
	15	
4	Ξ.	ı
15	⊋. <u>≥</u>	
29'h000000000		
04,0		
ΓĊ	<u>'</u>	ľ

ret1801 0:0 nop
mov 12, r1 ···1805 1;0;jsr f
and r1, r3 ···1809 1; 1; mov L2, r2 ···1810
ld (r2), r01812 1 0 bra 13 h1 fec 1813 0 0 add r2, r3 1814 0

FIG. 24

		96.	1904		1908	1011	1161		. 1915
	201 11:01		U.JST 1 1906   0:0; add r0, r4 1907 0	and r1, r31909 1111 mov 32h 12345680 r21010	0 0121	10 (12), ru1912/1:0/bra 13/11/fec1913/0:0: add -2 -31014/0	0 HIGT CI (77 mm 12) 12 IV	9	. 0
	ret1901 0:0:nop	moy r2 -1 1006	1303 [1, 11, 1303 [1,0]]	and r1, r31909 1:		1d (rz), rv 1912 11		•	
1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	29.n000000000 0:0:E	29'h000000001 0:0 it 1.		29 h00000002 0:0	29'hannonna aio i			27 1102406ado 1.2:	

INSTRUCTION	RESOLVING VALUE
jsr f	PC RELATIVE VALUE 32'h00000000-32'h0000000a
	52 110000000a

29'h000000000 0:0:f:	ret2101	2101 0:0; nop2102	···2102 110 nop	2103 0	•	2100	8
29'h000000001 0 0 L1:	mov r2, r1 ···2105	mov r2, r1 ···2105 1:0; jsr 13'h1ff4···2106 0;0; add r0, r4 ···21070	0,0 add n	), r4 ···2107 0	. •	2104	8
29'h000000002 0¦0;	and r1, r32109	and r1, r32109 1;1; mov 32h12345680, r2	2110	0 0	-6	. 2108	80
29'h000000003 0'0	ld (r2), r0 ···2112	ld (r2), r02112 1:0 bra 13 h1fec 2113 0:0; add r2, r3 2114 0	0:0: add r	2, 13 ···21140	•	2111	1
•							
29'h02468ad0 L2:	•••			0	•	0 · · 2115	15

29'h00000000 0:0 f.		ret	···2201 0:0 nop	dou 0:0	···2202 1:0 nop	0.		2203 10	6		. 2200
29'h000000001 0;0 L1		mov r2, r1	2205	mov r2, r12205 11:0 jsr 13'h 1ft8 2206 00:0; add r0, r4 2207 0	f8···2206	0.0	add r0, r4	2207	io		. 2204
29'h000000002  0 0		and r1, r3	2209	and r1, r32209 11,11,mov 32,h12345680, r2	12345680,	2	2210		0	•	. 2208
29'h00000003 0:0		ld (r2), r0	2212	ld (r2), r02212 1:0:bra 13h1ff02213 0:0; add r2, r32214 0	ff02213	00	add r2, r3	2214	10		. 2211
	:					1			_		
29'h02468ad0	L2:		:						0	•	. 2215

FIG. 28A

	8 BITS	BIGHTH	
		SIXTH SEVENTH EIGHTH UNIT UNIT WET(64-RIT)	( T T T T
	ITS 8 BITS 8 B	OURTH FIFTH SIXTH SEVE INIT UNIT UNIT INSTRUCTION PACKET (64-RIT)	
	8 BITS	FIFTH UNIT CTION PA	
	8 BITS	SECOND THIRD FOURTH UNIT UNIT INSTRUC	
	R BITS	THIRD	
	& BITIS	SECOND	
מתשת ס	o bitis	FIRST	
	1		

	FIG. 28C		
FIG. 28B	IN-PACKET ADDRESS	UNIT	
2-UNIT	3'b000	FIRST UNIT	
INSTRUCTION	3'b001	SECOND UNIT	
	3,9010	THIRD UNIT	
3-UNIT INSTRUCTION	3'b011	FOURTH UNIT	
	3.0100	FIFTH UNIT	
5-UNIT INSTRUCTION	3'b101	SIXTH UNIT	
	3.6110	SEVENTH UNIT	
6-UNIT INSTRUCTION	3'b111	EIGHTH UNIT	

### FIG. 29A

LOWER BITS OF		3ъ000	3'b010	3'b100
	3'b000	3'b000	3'b010	3'b100
	3'ь010	3'b010	3'b100	3'b000 (CARRY
	3'b100	3'b100	3'b000 (CARRY IGNORED)	IĞNORED) 3'b010 (CARRY IGNORED)
FIG.	29B			
\	LOWER 3 BITS OF ADDRESS VALUE (TO BE SUBTRACTED)			
LOWER 3 OF ADDR VALUE (I BE SUBT	ESS	3Ъ000	3'b010	3'b100
	3'b000	3'b000	3'b100 (CARRY IGNORED)	3'b010 (CARRY IGNORED)
	3'b010	3'b010	3'b000	3'b100 (CARRY IGNORED)
	3'b100	3ъ100	3Ъ010	3'b000

					0000		
	ret2401 0 0 nop	0.0 nop2402 11:0; nop	1:0:		2403 0 2400	•	. 2400
	mov r2, r1 ···2405	: mov r2, r12405 1:0 jsr 13 h1ffc2406 0:0; add r0, r42407 0	0:0	add r0, r4	24070	• .	. 2404
	and rl, r32409	and r1, r32409 1; 1 mov 32h12345680, r2	, r2	2410	0	•	• 2408
	ld (r2), r0 ···2412	1d (r2), r02412 1:0;bra 13'h1ff42413 0:0; add r2, r324140	0:0	add r2, r3	.24140	•	. 2411
1							
	•••				0	•	0 · · 2415

FIG. 31A

LOWER 3 BITS OF ADDRESS VALUE BITS OF PC RELATIVE VALUE		3'b010	3'b100
3'b000	3'b000	3'b000	3'b000
3'b010	3'b010	3'b010	3'b010
3'b100	3'b100	3'b100	3'b100

FIG. 31B


7	OWER 3 BITS OF ADDRESS VALUE			
	ER 3 OF PC ATIVE VALUE	3'b000	0b010	0ь100
:	3ზ000	3'b000	3'b000	3'6000
	3'b010	3'b010	3'b010	3'ь010
	3'b100	3'b100	3'b100	3'b100

29'h00000000 0:0 f.	10 £	ret2601	···2601 0:0 nop ···260	···2602 1:0 nop	dou	2603 0	·	. 2600	8
29'h00000001 0:0 L1:	0 1.1:	mov r2, r1 ··· 2605	mov r2, r1 ··· 2605 1:0; jsr 13'h1ff8··· 2606 0:0; add r0, r4 ··· 2607 0	0.0 9(	add r0, r4	2607		. 2604	74
29'h000000002 0 0	0.	and rl, r3 ···2609	and r1, r3 ··· 2609 1; 1 mov 32 h12345680, r2	30, 12	2610		Ġ	. 2608	∞ ๋
29'h000000003 0;0	0.0	ld (r2), r0 ··· 2612	ld (r2), r0 ··· 2612 1; 0; bra 13 h 1 ff0 ··· 2613 0; 0; add r2, r3 ··· 2614 0 ··· 2611	13 0 0	add r2, r3	2614(	•	. 261	
	:								
29'h02468ad0	L2:	•						0 · · 2615	15

**FIG 3** 

. 2700	. 2704	. 2708	. 2711		• 2715
•	•	•	•		
2703 0	1 2707 0	0	3 27140		0
dou io	0; add r0, r	2710	0 add r2, r		٠
	0	12	13	1	
r. 2702 1:0 nop	13'h1ff6···2706	ov 32'h12345680, r	a 13'h1fee···2713		
<u>                                     </u>	Į.į	Ě	E.		
18-	2.	<u> </u>	2		
ret2701 0:0:nop	mov 12, r1 ···2705 1; 0; jsr 13 h1ff6 ··· 2706 0; 0; add r0, r4 ··· 2707 0	and r1, r32709 1; 1; mov 32h12345680, r2	ld (r2), r02712 1;0;bra 13;h1fee2713 0;0; add r2, r32714,0		•
0;0;t:	0 0 L1:	0 0	0:0	:	L2:
29'h00000000 0 0 f.	29'h000000001 0'0'L1	29'h00000002 0 0 0 0	29'h00000003 0:0		29'h02468ad0

**FIG. 34** 



#### MNEMONIC

#### **OPERATION**

FIG. 35A ad

addpc disp, Rn


Rn + disp -> Rn


FIG. 35B

subpc disp, Rn

 $Rn-disp-\!>Rn$ 

FIG. 36





```
extern int g1();
extern int g2();
extern int g3();
extern int g4();


f(int i)
{
    int (*fp)();

    switch(i) {
        case 1: fp = g1;
            break;
        case 2: fp = g2;
            break;
        case 3: fp = g3;
            break;
        default: fp = g4;
}

(*fp)();
}
```

f:	tmp = PC	3201
	i ! = 1	3202
	br L1	3203
	fp = (g1 - f) + tmp	3204
<b>.</b>	jmp L	3205
L1:	i ! = 2	3206
	br L2	3207
	fp = (g2 - f) + tmp	3208
	jmp L	3209
L2:	i!=3	3210
	br L3	3211
	fp = (g3 - f) + tmp	3212
	jmp L	3213
L3:	fp = (g4 - f) + tmp	3214
L:	* (fp) (i)	3215

<b>f</b> :	mov	PC, r1	3201
	compne	1, r0	3202
·	br	L1	3203
	addpc	g1-f, r1	3204
	jmp	Ĺ	3205
L1:	cmpne	2, r0	3206
	br	L2	3207
	addpc	g2 – f, r1	3208
	jmp	L	3209
L2:	cmpne	3, r0	3210
	br	L3	3211
	addpc	g3 — f, r1	3212
	jmp	L	3213
L3:	addpc	g4-f, r1	3214
L:	jst	(r1)	3215
	ret		3216



7/14 UU \///

